Author of the publication

Fast belief propagation process element for high-quality stereo estimation.

, , , , and . ICASSP, page 745-748. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Architecture design of stereo matching using belief propagation., , , , and . ISCAS, page 4109-4112. IEEE, (2010)Sub-microwatt correlation integral processor for implantable closed-loop epileptic neuromodulator., , , and . ISCAS, page 2083-2086. IEEE, (2010)Hardware architecture design for H.264/AVC intra frame coder., , , and . ISCAS (2), page 269-272. IEEE, (2004)Multiple-lifting scheme: memory-efficient VLSI implementation for line-based 2-D DWT., , , , and . ISCAS (5), page 5190-5193. IEEE, (2005)A hardware accelerator for video segmentation using programmable morphology PE array., , and . ISCAS (4), page 341-344. IEEE, (2002)High Throughput CORDIC-Based Systolic Array Design for the Discrete Cosine Transform., , , and . ISCAS, page 85-88. IEEE, (1994)Frame-level data reuse for motion-compensated temporal filtering., , , and . ISCAS, IEEE, (2006)128-channel Spike Sorting Processor with a Parallel-folding Structure in 90nm Process., , and . ISCAS, page 1253-1256. IEEE, (2009)On-chip Principal Component Analysis with a Mean Pre-estimation Method for Spike Sorting., , , and . ISCAS, page 3110-3113. IEEE, (2009)Scalable module-based architecture for MPEG-4 BMA motion estimation., , , and . ISCAS (2), page 245-248. IEEE, (2001)