PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Nakamura, Hiroshi"

Author of the publication

copydeleteadd this publication to your clipboard
Empirical Study for Optimization of Power-Performance with On-Chip Memory.

, , , , , , and . ISHPC, volume 4759 of Lecture Notes in Computer Science, page 466-479. Springer, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Nakamura, Hiroshi
add a person with the name Nakamura, Hiroshi
 

Other publications of authors with the same name

Distributed Synchronous Control Units for Dataflow Graphs under Allocation of Telescopic Arithmetic Units., , , , , and . DATE, page 10276-10281. IEEE Computer Society, (2003)A Small, Fast and Low-Power Register File by Bit-Partitioning., and . HPCA, page 40-49. IEEE Computer Society, (2005)Secret sequence comparison on public grid computing resources., , and . CCGRID, page 832-839. IEEE Computer Society, (2005)Unbalanced buffer tree synthesis to suppress ground bounce for fine-grain power gating., , , , , , , and . ISSoC, page 1-7. IEEE, (2014)Efficient leakage power saving by sleep depth controlling for Multi-mode Power Gating., , , and . ISQED, page 625-632. IEEE, (2012)A Data Alignment Technique for Improving Cache Performance., , , and . ICCD, page 587-592. IEEE Computer Society, (1997)Dynamic power control with a heterogeneous multi-core system using a 3-D wireless inductive coupling interconnect., , , , , , , , , and . FPT, page 293-296. IEEE, (2012)A Proposal of New Dependable Database Middleware with Consistency and Concurrency Control., and . PRDC, page 334-337. IEEE Computer Society, (2007)Fine-Grained Run-Tume Power Gating through Co-optimization of Circuit, Architecture, and System Software Design., , , , , , and . IEICE Transactions, 96-C (4): 404-412 (2013)Evaluation of a New Power-Gating Scheme Utilizing Data Retentiveness on Caches., , , and . IEICE Transactions, 95-A (12): 2301-2308 (2012)