PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Tragoudas, Spyros"

Author of the publication

copydeleteadd this publication to your clipboard
Using a WLFSR to Embed Test Pattern Pairs in Minimum Time.

, and . IOLTW, page 75-79. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Tragoudas, Spyros
add a person with the name Tragoudas, Spyros
 

Other publications of authors with the same name

Error Correction Encoding for Tightly Coupled On-Chip Buses., and . IEEE Trans. VLSI Syst., 22 (12): 2571-2584 (2014)Enhanced Secure Architecture for Joint Action Test Group Systems., and . IEEE Trans. VLSI Syst., 21 (7): 1342-1345 (2013)Min-Cut Partitioning on Underlying Tree and Graph Structures.. IEEE Trans. Computers, 45 (4): 470-474 (1996)The Problem of Partitioning with Duplications and its Applications., and . International Journal on Artificial Intelligence Tools, 3 (3): 395-406 (1994)Scan Shift Power Reduction by Gating Internal Nodes., , and . J. Low Power Electronics, 6 (2): 311-319 (2010)River routing and density minimization for channels with interchangeable terminals., and . Integration, 15 (2): 151-178 (1993)Low-power multi-core ATPG to target concurrency., and . Integration, 41 (4): 459-473 (2008)A security protocol for sensor networks., , and . GLOBECOM, page 5. IEEE, (2005)High-Quality Transition Fault ATPG for Small Delay Defects., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 26 (5): 983-989 (2007)Efficient identification of (critical) testable path delay faults using decision diagrams., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 24 (1): 77-87 (2005)