PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Lacaita, Andrea L."

Author of the publication

copydeleteadd this publication to your clipboard
Cycling-induced threshold-voltage instabilities in nanoscale NAND flash memories: Sensitivity to the array background pattern.

, , , , , , and . ESSDERC, page 54-57. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

L. Ahlgrimm

Dr. Andrea Thom University of Stuttgart

Andrea Loi University of Stuttgart

Andrea Talmann University of Stuttgart

Jun. -Prof. Dr. Andrea Iannelli University of Stuttgart

 

Other publications of authors with the same name

A multi-tank LC-oscillator microwave oscillator example., , , , and . ICECS, page 29-32. IEEE, (2004)Differential tuning oscillators with reduced flicker noise upconversion., , , , and . ICECS, page 33-36. IEEE, (2004)A varactor configuration minimizing the amplitude-to-phase noise conversion in VCOs., , , and . IEEE Trans. on Circuits and Systems, 53-I (3): 481-488 (2006)Noise Analysis and Minimization in Bang-Bang Digital PLLs., , , , , and . IEEE Trans. on Circuits and Systems, 56-II (11): 835-839 (2009)Random Dopant Fluctuation and Random Telegraph Noise in Nanowire and Macaroni MOSFETs., , and . ESSDERC, page 230-233. IEEE, (2018)A simulation and modeling environment for the analysis and design of charge redistribution DACs used in SAR ADCs., , , and . MIPRO, page 74-79. IEEE, (2014)A Background Calibration Technique to Control the Bandwidth of Digital PLLs., , , , , and . J. Solid-State Circuits, 53 (11): 3243-3255 (2018)A Wideband Fractional-N PLL With Suppressed Charge-Pump Noise and Automatic Loop Filter Calibration., , , and . J. Solid-State Circuits, 48 (10): 2419-2429 (2013)Suppression of Flicker Noise Up-Conversion in a 65-nm CMOS VCO in the 3.0-to-3.6 GHz Band., , , , and . J. Solid-State Circuits, 48 (10): 2375-2389 (2013)A 1.7 GHz Fractional-N Frequency Synthesizer Based on a Multiplying Delay-Locked Loop., , , , , and . J. Solid-State Circuits, 50 (11): 2678-2691 (2015)