Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Opens and Delay Faults in CMOS RAM Address Decoders., , and . IEEE Trans. Computers, 55 (12): 1630-1639 (2006)Efficent and highly portable deterministic multithreading (DetLock)., , and . Computing, 96 (12): 1131-1147 (2014)Approximating Infinite Dynamic Behavior for DRAM Cell Defects., and . VTS, page 401-406. IEEE Computer Society, (2002)Optimizing Test Length for Soft Faults in DRAM Devices., , and . VTS, page 59-66. IEEE Computer Society, (2007)Accelerating complex brain-model simulations on GPU platforms., , , and . DATE, page 974-979. ACM, (2015)Systematic Memory Test Generation for DRAM Defects Causing Two Floating Nodes., and . MTDT, page 27-32. IEEE Computer Society, (2003)Impact of stresses on the fault coverage of memory tests., , , and . MTDT, page 103-108. IEEE Computer Society, (2005)March SL: A Test For All Static Linked Memory Faults., , , and . Asian Test Symposium, page 372-377. IEEE Computer Society, (2003)Power-Efficient Accelerated Genomic Short Read Mapping on Heterogeneous Computing Platforms., , , , and . FCCM, page 28. IEEE Computer Society, (2016)Challenges of using on-chip performance monitors for process and environmental variation compensation., , , and . DATE, page 1018-1019. IEEE, (2016)