Author of the publication

Cooperative communication based barrier synchronization in on-chip mesh architectures.

, , , , and . IEICE Electronic Express, 8 (22): 1856-1862 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

FT-Matrix: A Coordination-Aware Architecture for Signal Processing., , , , , , , , and . IEEE Micro, 34 (6): 64-73 (2014)A Variable-Size FFT Hardware Accelerator Based on Matrix Transposition., , , and . IEEE Trans. VLSI Syst., 26 (10): 1953-1966 (2018)An Efficient Parallel Algorithm for H.264/AVC Encoder., and . PDCAT, page 66-69. IEEE Computer Society, (2008)Handling shared variable synchronization in multi-core Network-on-Chips with distributed memory., , , and . SoCC, page 467-472. IEEE, (2010)Efficient bit-rate estimation technique for CABAC., and . APCCAS, page 514-517. IEEE, (2008)Performance Analysis of Homogeneous On-Chip Large-Scale Parallel Computing Architectures for Data-Parallel Applications., , , , , , and . J. Electrical and Computer Engineering, (2015)Architecture Design Trade-offs among VLIW SIMD and Multi-core Schemes., , , , and . IPDPS Workshops, page 1649-1658. IEEE Computer Society, (2012)Mapping of H.264/AVC Encoder on a Hierarchical Chip Multicore DSP Platform., , , , , , , , and . HPCC, page 465-470. IEEE, (2010)Architectural Implications for SIMD Processors in the Wireless Communication Domain., , , , , and . HPCC-ICESS, page 1199-1204. IEEE Computer Society, (2012)Implementation of a dynamic wordlength SIMD multiplier., , , and . NORCHIP, page 1-4. IEEE, (2014)