Author of the publication

Concurrent Error Detection in Linear Analog Circuits Using State Estimation.

, and . ITC, page 1164-1173. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Makris, Yiorgos
add a person with the name Makris, Yiorgos
 

Other publications of authors with the same name

Multiple-Bit Upset Protection in Microprocessor Memory Arrays Using Vulnerability-Based Parity Optimization and Interleaving., , and . IEEE Trans. VLSI Syst., 23 (11): 2447-2460 (2015)Guest Editors' Introduction: Special Section on Chips and Architectures for Emerging Technologies and Applications., , and . IEEE Trans. Computers, 60 (4): 450-451 (2011)Workload-Cognizant Impact Analysis and its Applications in Error Detection and Tolerance in Modern Microprocessors.. DFT, page 421-421. IEEE Computer Society, (2009)VeriCoq: A Verilog-to-Coq converter for proof-carrying hardware automation., and . ISCAS, page 29-32. IEEE, (2015)Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain., , , , , and . Proceedings of the IEEE, 102 (8): 1207-1228 (2014)On the identification of modular test requirements for low cost hierarchical test path construction., and . Integration, 40 (3): 315-325 (2007)Proof carrying-based information flow tracking for data secrecy protection and hardware trust., and . VTS, page 252-257. IEEE Computer Society, (2012)A Statistical Approach to Characterizing and Testing Functionalized Nanowires., , , , and . VTS, page 267-274. IEEE Computer Society, (2008)Non-RF to RF Test Correlation Using Learning Machines: A Case Study., , , and . VTS, page 9-14. IEEE Computer Society, (2007)Cost-Driven Selection of Parity Trees., , and . VTS, page 319-324. IEEE Computer Society, (2004)