PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Leduc-Primeau, François"

Author of the publication

copydeleteadd this publication to your clipboard
Modeling and Energy Optimization of LDPC Decoder Circuits with Timing Violations.

, , and . CoRR, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Davi Francois University of Stuttgart

 

Other publications of authors with the same name

Cluster-based associative memories built from unreliable storage., , , and . ICASSP, page 8370-8374. IEEE, (2014)Fault-Tolerant Associative Memories Based on c-Partite Graphs., , , and . IEEE Trans. Signal Processing, 64 (4): 829-841 (2016)VLSI implementation of deep neural networks using integral stochastic computing., , , , and . ISTC, page 216-220. IEEE, (2016)Lowering Error Floors Using Dithered Belief Propagation., , , and . GLOBECOM, page 1-6. IEEE, (2010)Hardware implementation of FIR/IIR digital filters using integral stochastic computation., , and . ICASSP, page 6540-6544. IEEE, (2016)Relaxed Half-Stochastic Belief Propagation., , , and . IEEE Trans. Communications, 61 (5): 1648-1659 (2013)Modeling and Energy Optimization of LDPC Decoder Circuits with Timing Violations., , and . CoRR, (2015)Optimizing the Energy Efficiency of Unreliable Memories for Quantized Kalman Filtering., , , , and . Sensors, 22 (3): 853 (2022)Stochastic implementation of the disparity energy model for depth perception., , , , , and . SiPS, page 1-6. IEEE, (2015)A 9.52 dB NCG FEC Scheme and 162 b/Cycle Low-Complexity Product Decoder Architecture., , , , and . IEEE Trans. on Circuits and Systems, 65-I (4): 1420-1431 (2018)