Author of the publication

A Configurable Parallel Hardware Architecture for Efficient Integral Histogram Image Computing.

, , , , and . IEEE Trans. VLSI Syst., 24 (4): 1305-1318 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Yin, Shouyi
add a person with the name Yin, Shouyi
 

Other publications of authors with the same name

Improving Nested Loop Pipelining on Coarse-Grained Reconfigurable Architectures., , , , and . IEEE Trans. VLSI Syst., 24 (2): 507-520 (2016)An uneven-dual-core processor based mobile platform for facilitating the collaboration among various embedded electronic devices., , , , and . IEEE Trans. Consumer Electronics, 60 (1): 137-145 (2014)ReSSIM: a mixed-level simulator for dynamic coarse-grained reconfigurable processor., , , , , , and . SCIENCE CHINA Information Sciences, 56 (6): 1-16 (2013)MapReduce inspired loop mapping for coarse-grained reconfigurable architecture., , , and . SCIENCE CHINA Information Sciences, 57 (12): 1-14 (2014)An efficient VLSI architecture of speeded-up robust feature extraction for high resolution and high frame rate video., , , , , and . SCIENCE CHINA Information Sciences, 56 (7): 1-14 (2013)An energy-efficient coarse-grained dynamically reconfigurable fabric for multiple-standard video decoding applications., , , , , , and . CICC, page 1-4. IEEE, (2013)Extending lifetime of battery-powered coarse-grained reconfigurable computing platforms., , , and . DATE, page 1-6. European Design and Automation Association, (2014)Battery aware tasks allocating algorithm for multi-battery operated system., , , and . APCCAS, page 875-878. IEEE, (2010)A high efficient baseband transceiver for IEEE 802.15.4 LR-WPAN systems., , , , and . ASICON, page 224-227. IEEE, (2011)CWFP: Novel Collective Writeback and Fill Policy for Last-Level DRAM Cache., , , , and . IEEE Trans. VLSI Syst., 24 (7): 2548-2561 (2016)