Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Code generation from a domain-specific language for C-based HLS of hardware accelerators.

O. Reiche, M. Schmid, F. Hannig, R. Membarth, and J. Teich. CODES+ISSS, page 17:1-17:10. ACM, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Juhan Frank

Dr. rer. nat. Bettina Frank University of Stuttgart

Lukas Frank University of Stuttgart

Daniel Frank University of Stuttgart

Frank Scheiner University of Stuttgart

Other publications of authors with the same name

Auto-vectorization for image processing DSLs.O. Reiche, C. Kobylko, F. Hannig, and J. Teich. LCTES, page 21-30. ACM, (2017)Towards Resource Aware Programming on Intel's Single-Chip Cloud Computer Processor.G. Kouveli, F. Hannig, J. Lupp, and J. Teich. MARC Symposium, page 111-114. KIT Scientific Publishing, Karlsruhe, (2011)High-Speed Event-Driven RTL Compiled Simulation.A. Kupriyanov, F. Hannig, and J. Teich. SAMOS, volume 3133 of Lecture Notes in Computer Science, page 519-529. Springer, (2004)Generation of Distributed Loop Control.M. Bednara, F. Hannig, and J. Teich. Embedded Processor Design Challenges, volume 2268 of Lecture Notes in Computer Science, page 154-170. Springer, (2002)SYCL Code Generation for Multigrid Methods.S. Groth, C. Schmitt, J. Teich, and F. Hannig. SCOPES, page 41-44. ACM, (2019)A Dynamically Reconfigurable Weakly Programmable Processor Array Architecture Template.D. Kissler, F. Hannig, A. Kupriyanov, and J. Teich. ReCoSoC, page 31-37. Univ. Montpellier II, (2006)An Architecture Description Language for Massively Parallel Processor Architectures.A. Kupriyanov, F. Hannig, D. Kissler, J. Teich, R. Schaffer, and R. Merker. MBMV, page 11-20. Fraunhofer Institut für Integrierte Schaltungen, (2006)Symbolic inner loop parallelisation for massively parallel processor arrays.A. Tanase, M. Witterauf, J. Teich, and F. Hannig. MEMOCODE, page 219-228. IEEE, (2014)A holistic approach for tightly coupled reconfigurable parallel processors.H. Dutta, D. Kissler, F. Hannig, A. Kupriyanov, J. Teich, and B. Pottier. Microprocessors and Microsystems - Embedded Hardware Design, 33 (1): 53-62 (2009)Mastering Software Variant Explosion for GPU Accelerators.R. Membarth, F. Hannig, J. Teich, M. Körner, and W. Eckert. Euro-Par Workshops, volume 7640 of Lecture Notes in Computer Science, page 123-132. Springer, (2012)

PUMA

Disambiguation of "Hannig, Frank"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Code generation from a domain-specific language for C-based HLS of hardware accelerators.

Please choose a person to relate this publication to

Juhan Frank

Dr. rer. nat. Bettina Frank University of Stuttgart

Lukas Frank University of Stuttgart

Daniel Frank University of Stuttgart

Frank Scheiner University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Hannig, Frank"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Code generation from a domain-specific language for C-based HLS of hardware accelerators.

Please choose a person to relate this publication to

Juhan Frank

Dr. rer. nat. Bettina Frank University of Stuttgart

Lukas Frank University of Stuttgart

Daniel Frank University of Stuttgart

Frank Scheiner University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Code generation from a domain-specific language for C-based HLS of hardware accelerators.