Author of the publication

Data-flow transformations using Taylor expansion diagrams.

, , , , and . DATE, page 455-460. EDA Consortium, San Jose, CA, USA, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Verification of arithmetic datapath designs using word-level approach - A case study., , and . ISCAS, page 1862-1865. IEEE, (2015)MULTES: Multilevel Temporal-Parallel Event-Driven Simulation., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 32 (6): 845-857 (2013)Two-Dimensional Routing for the Silc Silicon Compiler.. IEEE Trans. on CAD of Integrated Circuits and Systems, 4 (3): 198-203 (1985)Simulation Acceleration with HW Re-Compilation Avoidance., , , and . VLSI Design, page 487-491. IEEE Computer Society, (2008)Functional Test Generation using Constraint Logic Programming., , and . VLSI-SOC, volume 218 of IFIP Conference Proceedings, page 375-387. Kluwer, (2001)Design validation of behavioral VHDL descriptions for arbitrary fault models., , and . European Test Symposium, page 156-161. IEEE Computer Society, (2005)A comprehensive approach to the partial scan problem using implicitstate enumeration., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 21 (7): 810-826 (2002)Layer assignment for VLSI interconnect delay minimization.. IEEE Trans. on CAD of Integrated Circuits and Systems, 8 (6): 702-707 (1989)Logic Debugging of Arithmetic Circuits., , , , and . ISVLSI, page 113-118. IEEE Computer Society, (2015)Algorithms for Taylor Expansion Diagrams., , and . ISMVL, page 235-240. IEEE Computer Society, (2004)