Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

MetaWire: Using FPGA configuration circuitry to emulate a network-on-chip.

M. Shelburne, C. Patterson, P. Athanas, M. Jones, B. Martin, and R. Fong. IET Computers & Digital Techniques, 4 (3): 159-169 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

D. Marino

D. Roth

D. Inkermann

D. Roth

Other publications of authors with the same name

A Methodology for Generating Application-Specific Heterogeneous Processor Arrays.S. Craven, C. Patterson, and P. Athanas. HICSS, IEEE Computer Society, (2006)PATIS: Using partial configuration to improve static FPGA design productivity.T. Frangieh, A. Chandrasekharan, S. Rajagopalan, Y. Iskander, S. Craven, and C. Patterson. IPDPS Workshops, page 1-8. IEEE, (2010)Thwarting Software Attacks on Data-Intensive Platforms with Configurable Hardware-Assisted Application Rule Enforcement.M. Farag, L. Lerner, and C. Patterson. FPL, page 207-212. IEEE Computer Society, (2011)Formal Modeling of Process Migration.A. Blumer, H. Mortveit, and C. Patterson. FPL, page 104-110. IEEE, (2007)Hardware/Software Process Migration and RTL Simulation.A. Blumer, and C. Patterson. FPL, page 585-588. IEEE, (2007)High-Level Abstractions and Modular Debugging for FPGA Design Validation.Y. Iskander, C. Patterson, and S. Craven. TRETS, 7 (1): 2:1-2:22 (2014)Slotless module-based reconfiguration of embedded FPGAs.C. Patterson, P. Athanas, M. Shelburne, J. Bowen, J. Surís, T. Dunham, and J. Rice. ACM Trans. Embedded Comput. Syst., 9 (1): 6:1-6:26 (2009)Semidefinite Relaxation-Based PAPR-Aware Precoding for Massive MIMO-OFDM Systems.M. Yao, M. Carrick, M. Sohul, V. Marojevic, C. Patterson, and J. Reed. IEEE Trans. Vehicular Technology, 68 (3): 2229-2243 (2019)A hands-on modular laboratory environment to foster learning in control system security.P. Deshmukh, C. Patterson, and W. Baumann. FIE, page 1-9. IEEE Computer Society, (2016)Using high-level synthesis and formal analysis to predict and preempt attacks on industrial control systems.L. Lerner, Z. Franklin, W. Baumann, and C. Patterson. FPGA, page 209-212. ACM, (2014)

PUMA

Disambiguation of "Patterson, Cameron D."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

MetaWire: Using FPGA configuration circuitry to emulate a network-on-chip.

Please choose a person to relate this publication to

D. Marino

D. Roth

D. Inkermann

D. Roth

D. Roth

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Patterson, Cameron D."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML MetaWire: Using FPGA configuration circuitry to emulate a network-on-chip.

Please choose a person to relate this publication to

D. Marino

D. Roth

D. Inkermann

D. Roth

D. Roth

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

MetaWire: Using FPGA configuration circuitry to emulate a network-on-chip.