PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Makris, Yiorgos"

Author of the publication

copydeleteadd this publication to your clipboard
An Analog Checker with Input-Relative Tolerance for Duplicate Signals.

, and . J. Electronic Testing, 20 (5): 479-488 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Makris, Yiorgos
add a person with the name Makris, Yiorgos
 

Other publications of authors with the same name

Guest Editors' Introduction: Special Section on Chips and Architectures for Emerging Technologies and Applications., , and . IEEE Trans. Computers, 60 (4): 450-451 (2011)Confidence Estimation in Non-RF to RF Correlation-Based Specification Test Compaction., , , and . European Test Symposium, page 35-40. IEEE Computer Society, (2008)Cost-Effective Graceful Degradation in Speculative Processor Subsystems: The Branch Prediction Case., , and . ICCD, page 194-197. IEEE Computer Society, (2003)Spatial estimation of wafer measurement parameters using Gaussian process models., , , and . ITC, page 1-8. IEEE Computer Society, (2012)Integrated optimization of semiconductor manufacturing: A machine learning approach., and . ITC, page 1-10. IEEE Computer Society, (2012)Hardware-based workload forensics: Process reconstruction via TLB monitoring., and . HOST, page 167-172. IEEE Computer Society, (2016)Applying the Model-View-Controller Paradigm to Adaptive Test., and . IEEE Design & Test of Computers, 29 (1): 28-35 (2012)Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain., , , , , and . Proceedings of the IEEE, 102 (8): 1207-1228 (2014)On the identification of modular test requirements for low cost hierarchical test path construction., and . Integration, 40 (3): 315-325 (2007)Nonlinear decision boundaries for testing analog circuits., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 24 (11): 1760-1773 (2005)