Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Heterogeneous system coherence for integrated CPU-GPU systems.

J. Power, A. Basu, J. Gu, S. Puthoor, B. Beckmann, M. Hill, S. Reinhardt, and D. Wood. MICRO, page 457-467. ACM, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Richard Powers University of Stuttgart

Jason Kennedy Appelbaum University of Stuttgart

Other publications of authors with the same name

Implications of Emerging 3D GPU Architecture on the Scan Primitive.J. Power, Y. Li, M. Hill, J. Patel, and D. Wood. SIGMOD Record, 44 (1): 18-23 (2015)Toward GPUs being mainstream in analytic processing: An initial argument using simple scan-aggregate queries.J. Power, Y. Li, M. Hill, J. Patel, and D. Wood. DaMoN, page 11:1-11:8. ACM, (2015)Heterogeneous system coherence for integrated CPU-GPU systems.J. Power, A. Basu, J. Gu, S. Puthoor, B. Beckmann, M. Hill, S. Reinhardt, and D. Wood. MICRO, page 457-467. ACM, (2013)gem5-gpu: A Heterogeneous CPU-GPU Simulator.J. Power, J. Hestness, M. Orr, M. Hill, and D. Wood. IEEE Comput. Archit. Lett., 14 (1): 34-36 (2015)Supporting x86-64 address translation for 100s of GPU lanes.J. Power, M. Hill, and D. Wood. HPCA, page 568-578. IEEE Computer Society, (2014)Border control: sandboxing accelerators.L. Olson, J. Power, M. Hill, and D. Wood. MICRO, page 470-481. ACM, (2015)The Davis In-Order (DINO) CPU: A Teaching-focused RISC-V CPU Design.J. Lowe-Power, and C. Nitta. WCAE@ISCA, page 2:1-2:8. ACM, (2019)Enabling scalable chiplet-based uniform memory architectures with silicon photonics.P. Fotouhi, S. Werner, J. Lowe-Power, and S. Yoo. MEMSYS, page 222-334. ACM, (2019)Improving Provisioned Power Efficiency in HPC Systems with GPU-CAPP.K. Straube, J. Lowe-Power, C. Nitta, M. Farrens, and V. Akella. HiPC, page 112-122. IEEE, (2018)Filtering Translation Bandwidth with Virtual Caching.H. Yoon, J. Lowe-Power, and G. Sohi. ASPLOS, page 113-127. ACM, (2018)

PUMA

Disambiguation of "Power, Jason"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Heterogeneous system coherence for integrated CPU-GPU systems.

Please choose a person to relate this publication to

Richard Powers University of Stuttgart

Jason Kennedy Appelbaum University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Power, Jason"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Heterogeneous system coherence for integrated CPU-GPU systems.

Please choose a person to relate this publication to

Richard Powers University of Stuttgart

Jason Kennedy Appelbaum University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Heterogeneous system coherence for integrated CPU-GPU systems.