PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Palermo, Gianluca"

Author of the publication

copydeleteadd this publication to your clipboard
Low-power branch prediction techniques for VLIW architectures: a compiler-hints based approach.

, , , , , and . Integration, 38 (3): 515-524 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gianluca Caruso University of Stuttgart

 

Other publications of authors with the same name

Customization of OpenCL applications for efficient task mapping under heterogeneous platform constraints., , , , , and . DATE, page 736-741. ACM, (2015)An industrial design space exploration framework for supporting run-time resource management on multi-core systems., , , , , , and . DATE, page 196-201. IEEE, (2010)Using multi-objective design space exploration to enable run-time resource management for reconfigurable architectures., , , , , and . DATE, page 1379-1384. IEEE, (2012)Voltage island management in near threshold manycore architectures to mitigate dark silicon., , , and . DATE, page 1-6. European Design and Automation Association, (2014)Variability-Aware Voltage Island Management for Near-Threshold Computing with Performance Guarantees., , , and . Near Threshold Computing, Springer, (2016)The COMPLEX methodology for UML/MARTE Modeling and design space exploration of embedded systems., , , , , , and . Journal of Systems Architecture - Embedded Systems Design, 60 (1): 55-78 (2014)Emulating Transactional Memory on FPGA Multiprocessors., , , , and . ARCS, volume 6566 of Lecture Notes in Computer Science, page 74-85. Springer, (2011)A security monitoring service for NoCs., , and . CODES+ISSS, page 197-202. ACM, (2008)An efficient design space exploration methodology for multiprocessor SoC architectures based on response surface methods., , and . ICSAMOS, page 150-157. IEEE, (2008)Predictive modeling methodology for compiler phase-ordering., , , and . PARMA-DITAM@HiPEAC, page 7-12. ACM, (2016)