Author of the publication

Design of a Low-Power Non-Volatile Programmable Inverter Cell for COGRE-based Circuits.

, , , and . ACM Great Lakes Symposium on VLSI, page 11-16. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low-Power SRAM Circuit Design.. MTDT, page 115-122. IEEE Computer Society, (1999)A New Test Methodology For DNL Error In Flash ADC's., , , and . DFT, page 582-590. IEEE Computer Society, (2005)Deep-Submicron CMOS Design Methodology for High-Performance Low-Power Analog-to-Digital Converters., , and . VLSI-SOC, page 380-385. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)1.8V 0.18µm CMOS Novel Successive Approximation ADC., , and . VLSI-SOC, page 375-379. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)Design and Evaluation of High-Performance Processing Elements for Reconfigurable Systems., , , and . IEEE Trans. VLSI Syst., 21 (10): 1915-1927 (2013)A Processor-In-Memory Architecture for Multimedia Compression., , and . IEEE Trans. VLSI Syst., 15 (4): 478-483 (2007)Investigating the Impact of Logic and Circuit Implementation on Full Adder Performance., and . IEEE Trans. VLSI Syst., 20 (7): 1327-1331 (2012)Design of a wireless test control network with radio-on-chip technology for nanometer system-on-a-chip., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 25 (7): 1411-1418 (2006)A CMOS Ripple Detector for Voltage Regulator Testing., , , , and . J. Electronic Testing, 32 (2): 227-233 (2016)5-Gb/s linear re-driver in 180 nm CMOS technology., , , and . Microelectronics Journal, (2018)