Author of the publication

Hybrid Morphology Processing Unit Architecture for Moving Object Segmentation Systems.

, , , , and . VLSI Signal Processing, 42 (3): 241-255 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Hybrid Morphology Processing Unit Architecture for Moving Object Segmentation Systems., , , , and . VLSI Signal Processing, 42 (3): 241-255 (2006)Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder., , , and . IEEE Trans. Circuits Syst. Video Techn., 15 (3): 378-401 (2005)Automatic threshold decision of background registration technique for video segmentation., , , and . VCIP, volume 4671 of Proceedings of SPIE, page 552-563. SPIE, (2002)A Fractional Spur-Free ADPLL with Loop-Gain Calibration and Phase-Noise Cancellation for GSM/GPRS/EDGE., , , and . ISSCC, page 200-201. IEEE, (2008)Hardware architecture design for H.264/AVC intra frame coder., , , and . ISCAS (2), page 269-272. IEEE, (2004)Architecture Design of Context-Based Adaptive Variable-Length Coding for H.264/AVC., , , , and . IEEE Trans. on Circuits and Systems, 53-II (9): 832-836 (2006)Simple and effective algorithm for automatic tracking of a single object using a pan-tilt-zoom camera., , , and . ICME (1), page 789-792. IEEE Computer Society, (2002)Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264., , , and . ISCAS (2), page 796-799. IEEE, (2003)Analysis and complexity reduction of multiple reference frames motion estimation in H.264/AVC., , , , and . IEEE Trans. Circuits Syst. Video Techn., 16 (4): 507-522 (2006)An analog enhanced all digtial RF fractional-N PLL with self-calibrated capability., , , and . CICC, page 749-752. IEEE, (2008)