Author of the publication

Candidate bit based bit-flipping decoding algorithm for LDPC codes.

, , , , and . ISIT, page 2166-2168. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Exploiting workload dynamics to improve SSD read latency via differentiated error correction codes., , , and . ACM Trans. Design Autom. Electr. Syst., 18 (4): 55:1-55:22 (2013)Using Planar Embedded DRAM in Memory Intensive Signal Processing Circuits: Case Studies on LDPC Decoding and Motion Estimation., , , , , , and . Signal Processing Systems, 73 (1): 11-24 (2013)On the Use of Soft-Decision Error-Correction Codes in nand Flash Memory., , and . IEEE Trans. on Circuits and Systems, 58-I (2): 429-439 (2011)Enabling NAND Flash Memory Use Soft-Decision Error Correction Codes at Minimal Read Latency Overhead., , and . IEEE Trans. on Circuits and Systems, 60-I (9): 2412-2421 (2013)Using Quasi-EZ-NAND Flash Memory to Build Large-Capacity Solid-State Drives in Computing Systems., , , and . IEEE Trans. Computers, 62 (5): 1051-1057 (2013)Candidate bit based bit-flipping decoding algorithm for LDPC codes., , , , and . ISIT, page 2166-2168. IEEE, (2009)Estimating Information-Theoretical nand Flash Memory Storage Capacity and its Implication to Memory System Design Space Exploration., , , , and . IEEE Trans. VLSI Syst., 20 (9): 1705-1714 (2012)Using Lossless Data Compression in Data Storage Systems: Not for Saving Space., , and . IEEE Trans. Computers, 60 (3): 335-345 (2011)DiffECC: Improving SSD Read Performance Using Differentiated Error Correction Coding Schemes., , , and . MASCOTS, page 57-66. IEEE Computer Society, (2010)