Author of the publication

Throughput Maximization for Wave-pipelined Interconnects using Cascaded Buffers and Transistor Sizing.

, , , and . ISCAS, page 1293-1296. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Run-Time Integration of Reconfigurable Video Processing Systems., , , and . IEEE Trans. VLSI Syst., 15 (9): 1003-1016 (2007)Integrated Floorplanning, Module-Selection, and Architecture Generationfor Reconfigurable Devices., , and . IEEE Trans. VLSI Syst., 16 (6): 733-744 (2008)Exploration of Heterogeneous FPGAs for Mapping Linear Projection Designs., , and . IEEE Trans. VLSI Syst., 18 (3): 436-449 (2010)Hardware architectures for eigenvalue computation of real symmetric matrices., , and . IET Computers & Digital Techniques, 3 (1): 72-84 (2009)Bridging the Gap between FPGAs and Multi-Processor Architectures: A Video Processing Perspective., , and . ASAP, page 308-313. IEEE Computer Society, (2007)Incremental programming for reconfigurable engines., , , and . FPT, page 411-415. IEEE, (2002)Fused-Arithmetic Unit Generation for Reconfigurable Devices using Common Subgraph Extraction., , and . FPT, page 105-112. IEEE, (2007)Optimum and heuristic synthesis of multiple word-length architectures., , and . IEEE Trans. VLSI Syst., 13 (1): 39-57 (2005)User Attention Based Arousal Content Modeling., and . ICIP, page 433-436. IEEE, (2006)Novel FPGA-Based Implementation of Median and Weighted Median Filters for Image Processing., , and . FPL, page 142-147. IEEE, (2005)