Author of the publication

Design techniques for functional-unit power gating in the Ultra-Low-Voltage region.

, and . ASP-DAC, page 609-614. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A second-generation sensor network processor with application-driven memory optimizations and out-of-order execution., , , , , and . CASES, page 249-256. ACM, (2005)Design techniques for functional-unit power gating in the Ultra-Low-Voltage region., and . ASP-DAC, page 609-614. IEEE, (2012)Sense Amplifier Pass Transistor Logic for energy efficient and DPA-resistant AES circuit., and . ISQED, page 517-522. IEEE, (2014)Design of Ultra-Low Power Scalable-Throughput Many-Core DSP Applications., , , and . ACM Trans. Design Autom. Electr. Syst., 20 (3): 34:1-34:21 (2015)From Statistics to Circuits: Foundations for Future Physical Unclonable Functions., , , , , and . Towards Hardware-Intrinsic Security, Springer, (2010)On The Impact of Target Technology in SHA-3 Hardware Benchmark Rankings., , , and . IACR Cryptol. ePrint Arch., (2010)Design of low-power, scalable-throughput systems at near/sub threshold voltage., , and . ISQED, page 609-616. IEEE, (2012)Study of IC aging on ring oscillator physical unclonable functions., and . ISQED, page 461-466. IEEE, (2014)From Transistors to NEMS: Highly Efficient Power-Gating of CMOS Circuits., and . JETC, 8 (1): 2:1-2:18 (2012)Majority-Based Decomposition of Carry Logic in Binary Adders., and . IWLS, page 179-184. (2002)