PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Chandrachoodan, Nitin"

Author of the publication

copydeleteadd this publication to your clipboard
Tutorial T1B: Riding the "Energy Consumption Horse" - from System-level Design to Silicon.

, and . VLSI Design, IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Chandrachoodan, Nitin
add a person with the name Chandrachoodan, Nitin
 

Other publications of authors with the same name

Interconnect Aware Test Power Reduction., , and . J. Low Power Electronics, 8 (4): 516-525 (2012)Optimizing power-accuracy trade-off in approximate adders., , and . DATE, page 1488-1491. IEEE, (2018)Guided multilevel approximation of less significant bits for power reduction., and . VDAT, page 1-6. IEEE, (2016)Speeding up computation of the max/min of a set of gaussians for statistical timing analysis and optimization., , , , and . DAC, page 182:1-182:7. ACM, (2013)Designing a passive star optical network for the India-based Neutrino Observatory., , and . NCC, page 1-6. IEEE, (2015)The hierarchical timing pair model., , and . ISCAS (5), page 367-370. IEEE, (2001)Scenario-Aware Dynamic Power Reduction Using Bias Addition., , and . IEEE Trans. VLSI Syst., 25 (2): 450-461 (2017)Tutorial T1B: Riding the "Energy Consumption Horse" - from System-level Design to Silicon., and . VLSI Design, IEEE Computer Society, (2013)PinPoint: An algorithm for enhancing diagnostic resolution using capture cycle power information., , , , and . ETS, page 1. IEEE Computer Society, (2013)Post-Synthesis Circuit Techniques for Runtime Leakage Reduction., , and . ISVLSI, page 319-320. IEEE Computer Society, (2011)