Author of the publication

Design of a binary-weighted resistor DAC using tunable linearized floating-gate CMOS resistors.

, , , and . CICC, page 149-152. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

VLSI Implementation of a Reconfigurable Mixed-Signal Finite Impulse Response Filter., , , and . ISCAS, page 2168-2171. IEEE, (2007)Binary-Weighted Digital-to-Analog Converter Design Using Floating-Gate Voltage References., , and . IEEE Trans. on Circuits and Systems, 55-I (4): 990-998 (2008)Winner-Take-All-Based Visual Motion Sensors., , and . IEEE Trans. on Circuits and Systems, 53-II (8): 717-721 (2006)A Precision High-Voltage Current Sensing Circuit., and . IEEE Trans. on Circuits and Systems, 55-I (5): 1197-1202 (2008)A Reconfigurable Mixed-Signal VLSI Implementation of Distributed Arithmetic Used for Finite-Impulse Response Filtering., , , and . IEEE Trans. on Circuits and Systems, 55-I (2): 510-521 (2008)Programmable voltage-output, floating-gate digital-analog converter., , and . ISCAS (1), page 1064-1067. IEEE, (2004)Design of a CMOS floating-gate resistor for highly linear amplifier and multiplier applications., and . CICC, page 735-73. IEEE, (2005)Multi-chip Implementation of a Biomimetic VLSI Vision Sensor Based on the Adelson-Bergen Algorithm., and . ICANN, volume 2714 of Lecture Notes in Computer Science, page 433-442. Springer, (2003)A Compact One-Pin Mode Transition Circuit for Clock Synchronization in Current-Mode- Controlled Switching Regulators.. IEEE Trans. VLSI Syst., 24 (9): 2960-2969 (2016)Low-voltage floating-gate CMOS buffer., , and . ISCAS, IEEE, (2006)