PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Fujiwara, Hideo"

Author of the publication

copydeleteadd this publication to your clipboard
Brief Announcement: Acceleration by Contention for Shared Memory Mutual Exclusion Algorithms.

, , and . DISC, volume 5805 of Lecture Notes in Computer Science, page 172-173. Springer, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Fujiwara, Hideo
add a person with the name Fujiwara, Hideo
 

Other publications of authors with the same name

Fast false path identification based on functional unsensitizability using RTL information., , , and . ASP-DAC, page 660-665. IEEE, (2009)Secure scan design using shift register equivalents against differential behavior attack., , and . ASP-DAC, page 818-823. IEEE, (2011)Localized random access scan: Towards low area and routing overhead., , , and . ASP-DAC, page 565-570. IEEE, (2008)Handling the pin overhead problem of DFTs for high-quality and at-speed tests., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 21 (9): 1105-1113 (2002)System-on-chip test scheduling with reconfigurable core wrappers., and . IEEE Trans. VLSI Syst., 14 (3): 305-309 (2006)SPIRIT: a highly robust combinational test generation algorithm., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 21 (12): 1446-1458 (2002)Synthesis and Enumeration of Generalized Shift Registers for Strongly Secure SR-Equivalents., and . IEICE Transactions, 100-D (9): 2232-2236 (2017)Differential Behavior Equivalent Classes of Shift Register Equivalents for Secure and Testable Scan Design., , and . IEICE Transactions, 94-D (7): 1430-1439 (2011)Strongly Secure Scan Design Using Generalized Feed Forward Shift Registers., and . IEICE Transactions, 98-D (10): 1852-1855 (2015)A Method of Path Mapping from RTL to Gate Level and Its Application to False Path Identification., , and . IEICE Transactions, 93-D (7): 1857-1865 (2010)