Author of the publication

High Speed Soft-Error-Tolerant Latch and Flip-Flop Design for Multiple VDD Circuit.

, , and . ISVLSI, page 273-278. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Luo, Rong
add a person with the name Luo, Rong
 

Other publications of authors with the same name

On the structure of k-connected graphs without Kk-minor., , , and . Eur. J. Comb., 26 (3-4): 293-308 (2005)Edge-face chromatic number and edge chromatic number of simple plane graphs., and . Journal of Graph Theory, 49 (3): 234-256 (2005)A note on class one graphs with maximum degree six., , and . Discrete Mathematics, 306 (13): 1450-1455 (2006)An application of Vizing and Vizing-like adjacency lemmas to Vizing's Independence Number Conjecture of edge chromatic critical graphs., and . Discrete Mathematics, 309 (9): 2925-2929 (2009)Vector Flows and Integer Flows., , , and . SIAM J. Discrete Math., 29 (4): 2166-2178 (2015)Equitable Coloring of Sparse Planar Graphs., , , and . SIAM J. Discrete Math., 24 (4): 1572-1583 (2010)Temperature-aware NBTI modeling and the impact of input vector control on performance degradation., , , , , and . DATE, page 546-551. EDA Consortium, San Jose, CA, USA, (2007)A 0.9V 10GHz 71µW Static D Flip-flop by using FinFET Devices., , , and . APCCAS, page 1795-1798. IEEE, (2006)A compression method for inverted index and its FPGA-based decompression solution., , , , and . FPT, page 261-264. IEEE, (2010)A Noise Reduced Digitally Controlled Oscillator Using Complementary Varactor Pairs., , , , and . ISCAS, page 937-940. IEEE, (2007)