Author of the publication

Impact of process-variations in STTRAM and adaptive boosting for robustness.

, , and . DATE, page 1431-1436. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Motaman, Seyedhamidreza
add a person with the name Motaman, Seyedhamidreza
 

Other publications of authors with the same name

Adaptive Write and Shift Current Modulation for Process Variation Tolerance in Domain Wall Caches., and . IEEE Trans. VLSI Syst., 24 (3): 944-953 (2016)Synergistic circuit and system design for energy-efficient and robust domain wall caches., , and . ISLPED, page 195-200. ACM, (2014)Overview of Circuits, Systems, and Applications of Spintronics., , , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 6 (3): 265-278 (2016)Impact of process-variations in STTRAM and adaptive boosting for robustness., , and . DATE, page 1431-1436. ACM, (2015)Impact of Process Variation on Self-Reference Sensing Scheme and Adaptive Current Modulation for Robust STTRAM Sensing., , and . JETC, 14 (1): 8:1-8:17 (2018)Cache Bypassing and Checkpointing to Circumvent Data Security Attacks on STTRAM., , and . IEEE Trans. Emerging Topics Comput., 7 (2): 262-270 (2019)A novel slope detection technique for robust STTRAM sensing., , and . ISLPED, page 7-12. IEEE, (2015)Simultaneous Sizing, Reference Voltage and Clamp Voltage Biasing for Robustness, Self-Calibration and Testability of STTRAM Arrays., and . DAC, page 66:1-66:2. ACM, (2014)Threshold Defined Camouflaged Gates in 65nm Technology for Reverse Engineering Protection., , , , , and . ISLPED, page 6:1-6:6. ACM, (2018)Dynamic Computing in Memory (DCIM) in Resistive Crossbar Arrays., and . ICCD, page 179-186. IEEE Computer Society, (2018)