PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Kim, Taewhan"

Author of the publication

copydeleteadd this publication to your clipboard
Optimal algorithm for profile-based power gating: A compiler technique for reducing leakage on execution units in microprocessors.

, , , and . ICCAD, page 361-364. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kim Meliani University of Stuttgart

Joel Kimmich University of Stuttgart

Do Yeon Kim University of Stuttgart

Dr. Wolfgang Kimmerle University of Stuttgart

Dr. -Ing. Kim Riedmüller University of Stuttgart

 

Other publications of authors with the same name

Memory Access Driven Storage Assignment for Variables in Embedded System Design., and . Journal of Circuits, Systems, and Computers, 15 (2): 145-168 (2006)A Router for Symmetrical FPGAs Based on Exact Routing Density Evaluation., , and . ICCAD, page 137-143. IEEE Computer Society, (2001)Comprehensive technique for designing and synthesizing TSV fault-tolerant 3D clock trees., and . ICCAD, page 691-696. IEEE, (2013)Useful clock skew scheduling using adjustable delay buffers in multi-power mode designs., and . ASP-DAC, page 466-471. IEEE, (2015)Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 24 (2): 278-287 (2005)A HW/SW Partitioner for Multi-Mode Multi-Task Embedded Applications., and . VLSI Signal Processing, 44 (3): 269-283 (2006)Timing variation-aware high level synthesis: Current results and research challenges., and . APCCAS, page 1004-1007. IEEE, (2008)Resource Sharing Problem of Timing Variation-Aware Task Scheduling and Binding in MPSoC., and . Comput. J., 53 (7): 883-894 (2010)Edge layer embedding algorithm for mitigating on-package variation in 3D clock tree synthesis., and . Integration, 47 (4): 476-486 (2014)Algorithms for TSV resource sharing and optimization in designing 3D stacked ICs., and . Integration, 47 (2): 184-194 (2014)