Author of the publication

Transistor sizing of custom high-performance digital circuits with parametric yield considerations.

, , , , and . DAC, page 781-786. ACM, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Visweswariah, Chandu
add a person with the name Visweswariah, Chandu
 

Other publications of authors with the same name

Stepsize Control in Piecewise Approximate Circuit Simulation.. VLSI Design, page 287-292. IEEE Computer Society, (1992)A dynamic method for efficient random mismatch characterization of standard cells., , , , , , and . ICCAD, page 180-186. ACM, (2012)Pre-ATPG path selection for near optimal post-ATPG process space coverage., , , and . ICCAD, page 89-96. ACM, (2009)Death, taxes and failing chips.. DAC, page 343-347. ACM, (2003)Compact modeling of variational waveforms., , , , and . ICCAD, page 705-712. IEEE Computer Society, (2007)A Novel Method for Reducing Metal Variation With Statistical Static Timing Analysis., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 31 (8): 1293-1297 (2012)Feasible Aggressor-Set Identification Under Constraints for Maximum Coupling Noise., , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 28 (7): 1096-1100 (2009)Optimal Test Margin Computation for At-Speed Structural Test., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 28 (9): 1414-1423 (2009)Order statistics for correlated random variables and its application to at-speed testing., , , and . ACM Trans. Design Autom. Electr. Syst., 18 (3): 42:1-42:20 (2013)Gate sizing using incremental parameterized statistical timing analysis., , , and . ICCAD, page 1029-1036. IEEE Computer Society, (2005)