PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Fiorenza, Giovanni"

Author of the publication

copydeleteadd this publication to your clipboard
Estimating the efficiency of collaborative problem-solving, with applications to chip design.

, , , , , and . IBM Journal of Research and Development, 47 (1): 77-88 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Giovanni Masala University of Stuttgart

 

Other publications of authors with the same name

New simulation methodology for effects of radiation in semiconductor chip structures., , , , , and . IBM Journal of Research and Development, 52 (3): 245-254 (2008)Impact of interconnect length changes on effective materials properties (dielectric constant)., , and . SLIP, page 73-80. ACM, (2007)Characterization of the impact of interconnect design on the capacitive load driven by a global clock distribution., , , , and . ACM Great Lakes Symposium on VLSI, page 38-43. ACM, (2005)Assessment of on-chip wire-length distribution models., , and . IEEE Trans. VLSI Syst., 12 (10): 1108-1112 (2004)Microminiature packaging and integrated circuitry: The work of E. F. Rent, with an application to on-chip interconnection requirements., , and . IBM Journal of Research and Development, 49 (4-5): 777-803 (2005)Predicting interconnect requirements in ultra-large-scale integrated control logic circuitry., , and . SLIP, page 43-50. ACM, (2005)Estimating the efficiency of collaborative problem-solving, with applications to chip design., , , , , and . IBM Journal of Research and Development, 47 (1): 77-88 (2003)Interpretation of rent's rule for ultralarge-scale integrated circuit designs, with an application to wirelength distribution models., , and . IEEE Trans. VLSI Syst., 12 (12): 1330-1347 (2004)The physical design of on-chip interconnections., , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 22 (3): 254-276 (2003)