PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Suresh, Vikram B."

Author of the publication

copydeleteadd this publication to your clipboard
On-chip lightweight implementation of reduced NIST randomness test suite.

, , and . HOST, page 93-98. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

B. Schlecht

Max B. Schäfer

Yana Boeva University of Stuttgart

The Model Multiple: On Approximation Work in Digital Models and Twins. Are You a Model? On an Architectural Medium of Spatial Exploration, JOVIS, Berlin, (2024)

Oliver Bischoff University of Stuttgart

Lidar error in complex terrain - case study based on two measurement campaigns, , , , and . Journal of Physics: Conference Series, 2767 (4): 042032 (June 2024)

Dr. phil. Toni Bernhart University of Stuttgart

Das Stuttgarter Medienarchiv. Stuttgarter Medienarchiv, Abteilungen für Neuere deutsche Literatur I und II, Institut für Literaturwissenschaft, Universität Stuttgart, Stuttgart, (2024)
 

Other publications of authors with the same name

On lithography aware metal-fill insertion., , and . ISQED, page 200-207. IEEE, (2012)Implementing hardware Trojans: Experiences from a hardware Trojan challenge., , , , , and . ICCD, page 301-304. IEEE Computer Society, (2011)REFLEX: Reconfigurable logic for entropy extraction., and . SoCC, page 341-346. IEEE, (2014)An All-Digital Unified Physically Unclonable Function and True Random Number Generator Featuring Self-Calibrating Hierarchical Von Neumann Extraction in 14-nm Tri-gate CMOS., , , , , , , , , and . IEEE J. Solid State Circuits, 54 (4): 1074-1085 (2019)A Time-/Frequency-Domain Side-Channel Attack Resistant AES-128 and RSA-4K Crypto-Processor in 14-nm CMOS., , , , , , , , , and . IEEE J. Solid State Circuits, 56 (4): 1141-1151 (2021)Low-Clock-Power Digital Standard Cell IPs for High-Performance Graphics/AI Processors in 10nm CMOS., , , , , , , , , and 6 other author(s). VLSI Circuits, page 1-2. IEEE, (2020)On-chip lightweight implementation of reduced NIST randomness test suite., , and . HOST, page 93-98. IEEE Computer Society, (2013)340 mV-1.1 V, 289 Gbps/W, 2090-Gate NanoAES Hardware Accelerator With Area-Optimized Encrypt/Decrypt GF(2 4 ) 2 Polynomials in 22 nm Tri-Gate CMOS., , , , , , , , and . IEEE J. Solid State Circuits, 50 (4): 1048-1058 (2015)Managing test coverage uncertainty due to thermal noise in nano-CMOS: A case-study on an SRAM array., and . ICCD, page 201-206. IEEE Computer Society, (2013)Entropy Extraction in Metastability-based TRNG., and . HOST, page 135-140. IEEE Computer Society, (2010)