Author of the publication

Modified Gilbert-Cell Mixer With an LO Waveform Shaper and Switched Gate-Biasing for 1/f Noise Reduction in 28-nm CMOS.

, , , and . IEEE Trans. on Circuits and Systems, 66-II (10): 1688-1692 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Analytical Equivalent Circuit Extraction Procedure for Broadband Scalable Modeling of Three-Port Center-Tapped Symmetric On-Chip Inductors., , and . IEEE Trans. on Circuits and Systems, 66-I (9): 3557-3570 (2019)Comparison of 24 GHz receiver front-ends using active and passive mixers in CMOS., , , , , and . IET Circuits, Devices & Systems, 3 (6): 340-349 (2009)SiGe HBT Model Enhancement for Quantum Control Circuitry at Cryogenic Temperatures., and . ICECS, page 1-2. IEEE, (2021)A low-power radio chipset in 40nm LP CMOS with beamforming for 60GHz high-data-rate wireless communication., , , , , , , , , and 4 other author(s). ISSCC, page 236-237. IEEE, (2013)A Quad-Core 60 GHz Push-Push 45 nm SOI CMOS VCO with -101.7 dBc/Hz Phase Noise at 1 MHz offset, 19 % Continuous FTR and -187 dBc/Hz FoMT., , , and . ESSCIRC, page 138-141. IEEE, (2018)Circuit Design Challenges of Highly-Integrated mm-Wave Radar-Based Sensors in SOI Based Technologies.. ESSCIRC, page 260. IEEE, (2018)A K-Band Complex Permittivity Sensor for Biomedical Applications in 130-nm SiGe BiCMOS., , , , , , and . IEEE Trans. on Circuits and Systems, 66-II (10): 1628-1632 (2019)A 268-325 GHz 5.2 dBm Psat Frequency Doubler Using Transformer-Based Mode Separation in SiGe BiCMOS Technology., , , , and . BCICTS, page 1-4. IEEE, (2021)Extension of Thru de-embedding technique for asymmetrical and differential devices., , , and . IET Circuits, Devices & Systems, 3 (2): 91-98 (2009)Modified Gilbert-Cell Mixer With an LO Waveform Shaper and Switched Gate-Biasing for 1/f Noise Reduction in 28-nm CMOS., , , and . IEEE Trans. on Circuits and Systems, 66-II (10): 1688-1692 (2019)