Author of the publication

Functional formal verification on designs of pSeries microprocessors and communication subsystems.

, , , and . IBM Journal of Research and Development, 49 (4-5): 565-580 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Automatic Formal Verification of Fused-Multiply-Add FPUs., , , and . DATE, page 1298-1303. IEEE Computer Society, (2005)IC3-guided abstraction., , , and . FMCAD, page 182-185. IEEE, (2012)Enhanced reachability analysis via automated dynamic netlist-based hint generation., , , and . FMCAD, page 157-164. IEEE, (2012)Invariant-Strengthened Elimination of Dependent State Elements., , , , and . FMCAD, page 1-9. IEEE, (2008)Model Checking the IBM Gigahertz Processor: An Abstraction Algorithm for High-Performance Netlists., , , and . CAV, volume 1633 of Lecture Notes in Computer Science, page 72-83. Springer, (1999)Effective Liveness Verification Using a Transformation-Based Framework., , , , and . VLSI Design, page 74-79. IEEE Computer Society, (2014)Enhanced Diameter Bounding via Structural., and . DATE, page 36-41. IEEE Computer Society, (2004)Min-Area Retiming on Dynamic Circuit Structures., and . ICCAD, page 176-182. IEEE Computer Society, (2001)Functional formal verification on designs of pSeries microprocessors and communication subsystems., , , and . IBM Journal of Research and Development, 49 (4-5): 565-580 (2005)Scalable liveness checking via property-preserving transformations., and . DATE, page 1680-1685. IEEE, (2009)