PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Wong, Martin D. F."

Author of the publication

copydeleteadd this publication to your clipboard
Lithography-aware layout modification considering performance impact.

, , , and . ISQED, page 437-441. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

D. Marino

F. Dörr

King Cho Wong University of Stuttgart

F. Laufer

F. Rusitschka

 

Other publications of authors with the same name

Optimization of standard cell based detailed placement for 16 nm FinFET process., and . DATE, page 1-6. European Design and Automation Association, (2014)Optimal routing algorithms for pin clusters in high-density multichip modules., , and . ICCAD, page 767-774. IEEE Computer Society, (2005)Buffer insertion under process variations for delay minimization., and . ICCAD, page 317-321. IEEE Computer Society, (2005)Fast path-based timing analysis for CPPR., , and . ICCAD, page 596-599. IEEE, (2014)OPC-Friendly Bus Driven Floorplanning., , , and . ISQED, page 847-852. IEEE Computer Society, (2007)Efficient pattern relocation for EUV blank defect mitigation., , , and . ASP-DAC, page 719-724. IEEE, (2012)Parallel implementation of R-trees on the GPU., , and . ASP-DAC, page 353-358. IEEE, (2012)Linear time algorithm to find all relocation positions for EUV defect mitigation., , , and . ASP-DAC, page 261-266. IEEE, (2013)BSG-Route: A Length-Constrained Routing Scheme for General Planar Topology., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 28 (11): 1679-1690 (2009)Thermal-Driven Analog Placement Considering Device Matching., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 30 (3): 325-336 (2011)