PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Rettkowski, Jens"

Author of the publication

copydeleteadd this publication to your clipboard
DynamIA: Dynamic Hardware Reconfiguration in Industrial Applications.

, , , , , , , , , , , and . ARC, volume 9040 of Lecture Notes in Computer Science, page 513-518. Springer, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Univ. -Prof. Dr. Jens Brockmeyer University of Stuttgart

Jens Wizl University of Stuttgart

Jens Müller University of Stuttgart

Jens Anders

Jens Hamann University of Stuttgart

 

Other publications of authors with the same name

Simulating Reconfigurable Multiprocessor Systems-on-Chip with MPSoCSim., , , and . ACM Trans. Embedded Comput. Syst., 16 (1): 4 (2016)Robot navigation based on an efficient combination of an extended A∗ algorithm, bird's eye view and image stitching., , and . DASIP, page 1-8. IEEE, (2015)A Holistic Approach for Advancing Robots in Ambient Assisted Living Environments., , , , , , , and . EUC, page 140-147. IEEE Computer Society, (2015)ASIR: Application-Specific Instruction-Set Router for NoC-Based MPSoCs., and . Computers, 7 (3): 38 (2018)MPSoCSim: An extended OVP simulator for modeling and evaluation of Network-on-Chip based heterogeneous MPSoCs., , , and . SAMOS, page 390-395. IEEE, (2015)Computation and communication challenges to deploy robots in assisted living environments., , , , , , , , , and 2 other author(s). DATE, page 888-893. IEEE, (2016)Inspection of Partial Bitstreams for FPGAs Using Artificial Neural Networks., , , , and . IPDPS Workshops, page 83-86. IEEE, (2019)HW/SW Co-design of an IEEE 802.11a/g Receiver on Xilinx Zynq SoC using High-Level Synthesis., , , and . HEART, page 15:1-15:6. ACM, (2017)RAR-NoC: A reconfigurable and adaptive routable Network-on-Chip for FPGA-based multiprocessor systems., and . ReConFig, page 1-6. IEEE, (2014)Data Stream Processing in Networks-on-Chip., and . ISVLSI, page 633-638. IEEE Computer Society, (2017)