Author of the publication

A Channel Library for Asynchronous Circuit Design Supporting Mixed-Mode Modeling.

, , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 301-310. Springer, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Mahadevan, Shankar
add a person with the name Mahadevan, Shankar
 

Other publications of authors with the same name

Multi-Objective Design Space Exploration of Embedded System Platforms., , , and . DIPES, volume 225 of IFIP, page 185-194. Springer, (2006)A Reactive and Cycle-True IP Emulator for MPSoC Exploration., , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 27 (1): 109-122 (2008)ARTS: A System-Level Framework for Modeling MPSoC Components and Analysis of their Causality., , , and . MASCOTS, page 480-483. IEEE Computer Society, (2005)Network-on-Chip Modeling for System-Level Multiprocessor Simulation., , , and . RTSS, page 265-274. IEEE Computer Society, (2003)A survey of research and practices of Network-on-chip., and . ACM Comput. Surv., 38 (1): 1 (2006)A Traffic Injection Methodology with Support for System-Level Synchronization., , , , and . VLSI-SoC, volume 240 of IFIP, page 145-161. Springer, (2005)ARTS: A SystemC-based framework for multiprocessor Systems-on-Chip modelling., , and . Design Autom. for Emb. Sys., 11 (4): 285-311 (2007)A Channel Library for Asynchronous Circuit Design Supporting Mixed-Mode Modeling., , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 301-310. Springer, (2004)A Network Traffic Generator Model for Fast Network-on-Chip Simulation., , , , , and . DATE, page 780-785. IEEE Computer Society, (2005)