Author of the publication

Compressed Learning of Deep Neural Networks for OpenCL-Capable Embedded Systems.

, and . CoRR, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Ultra-Low-Jitter 22.8-GHz Ring-LC-Hybrid Injection-Locked Clock Multiplier With a Multiplication Factor of 114., , , , , , and . J. Solid-State Circuits, 54 (4): 927-936 (2019)153 FSRMS-Integrated-Jitter and 114-Multiplication Factor PVT-Robust 22.8 GHZ Ring-LC-Hybrid Injection-Locked Clock Multiplier., , , , , , and . VLSI Circuits, page 185-186. IEEE, (2018)An external-capacitor-less high-PSR low-dropout regulator using an adaptive supply-ripple cancellation technique to the body-gate., , , and . ASP-DAC, page 299-300. IEEE, (2018)Design of Service Management System in OSGi Based Ubiquitous Computing Environment., and . NGITS, volume 4032 of Lecture Notes in Computer Science, page 321-332. Springer, (2006)OSGi based Service Mobility Management for Pervasive Computing Environments., and . EuroIMSA, page 159-164. IASTED/ACTA Press, (2006)Compressed Learning of Deep Neural Networks for OpenCL-Capable Embedded Systems., and . CoRR, (2019)Service Mobility Manager for OSGi Framework., , , and . ICCSA (4), volume 3983 of Lecture Notes in Computer Science, page 21-29. Springer, (2006)An External Capacitorless Low-Dropout Regulator With High PSR at All Frequencies From 10 kHz to 1 GHz Using an Adaptive Supply-Ripple Cancellation Technique., , , , and . J. Solid-State Circuits, 53 (9): 2675-2685 (2018)An extemal-capacitor-less low-dropout regulator with less than -36dB PSRR at all frequencies from 10kHz to 1GHz using an adaptive supply-ripple cancellation technique to the body-gate., , , and . CICC, page 1-4. IEEE, (2017)A 320µV-Output Ripple and 90ns-Settling Time at 0.5V Supply Digital-Analog-Hybrid LDO Using Multi-Level Gate-Voltage Generator and Fast-Decision PD Detector., , , , and . ESSCIRC, page 210-213. IEEE, (2018)