Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A contention-free memory subsystem for 5G Turbo decoder with flexible degree of parallelism.

Z. Wu, D. Liu, X. Li, and C. Gong. SiPS, page 1-5. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jingcheng Wu University of Stuttgart

Yongxiang Wu University of Stuttgart

Hanchuan Wu University of Stuttgart

Lingyue Wu University of Stuttgart

Philipp Wundrack University of Stuttgart

Other publications of authors with the same name

High-Throughput Trellis Processor for Multistandard FEC Decoding.Z. Wu, and D. Liu. IEEE Trans. VLSI Syst., 23 (12): 2757-2767 (2015)Gated XNOR Networks: Deep Neural Networks with Ternary Weights and Activations under a Unified Discretization Framework.L. Deng, P. Jiao, J. Pei, Z. Wu, and G. Li. CoRR, (2017)Computational Complexity Analysis of FEC Decoding on SDR Platforms.Z. Wu, C. Gong, and D. Liu. Signal Processing Systems, 89 (2): 209-224 (2017)Matrix reordering techniques for memory conflict reduction for pipelined QC-LDPC decoder.Z. Wu, D. Liu, and Y. Zhang. ICCC, page 354-359. IEEE, (2014)Safe-Net: Solid and Abstract Feature Extraction Network for Pedestrian Attribute Recognition.D. Gao, Z. Wu, and W. Zhang. ICIP, page 1655-1659. IEEE, (2019)Memory sharing techniques for multi-standard high-throughput FEC decoder.Z. Wu, and D. Liu. ICSAMOS, page 93-98. IEEE, (2014)Loop acceleration and instruction repeat support for application specific instruction-set processors.Z. Wu, D. Liu, and X. Li. SoCC, page 251-256. IEEE, (2015)Benefit and cost of cross sliding window scheduling for low latency 5G Turbo decoding.D. Liu, C. Zuo, and Z. Wu. ICCC, page 1-4. IEEE, (2015)Flexible multistandard FEC processor design with ASIP methodology.Z. Wu, and D. Liu. ASAP, page 210-218. IEEE Computer Society, (2014)FPGA implementation of a multi-algorithm parallel FEC for SDR platforms.Z. Wu, D. Liu, Z. Yang, Q. Wang, and W. Zhou. FPL, page 1-6. IEEE, (2014)

PUMA

Disambiguation of "Wu, Zhenzhi"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A contention-free memory subsystem for 5G Turbo decoder with flexible degree of parallelism.

Please choose a person to relate this publication to

Jingcheng Wu University of Stuttgart

Yongxiang Wu University of Stuttgart

Hanchuan Wu University of Stuttgart

Lingyue Wu University of Stuttgart

Philipp Wundrack University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Wu, Zhenzhi"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A contention-free memory subsystem for 5G Turbo decoder with flexible degree of parallelism.

Please choose a person to relate this publication to

Jingcheng Wu University of Stuttgart

Yongxiang Wu University of Stuttgart

Hanchuan Wu University of Stuttgart

Lingyue Wu University of Stuttgart

Philipp Wundrack University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A contention-free memory subsystem for 5G Turbo decoder with flexible degree of parallelism.