PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Schilling, Robert"

Author of the publication

copydeleteadd this publication to your clipboard
High speed ASIC implementations of leakage-resilient cryptography.

, , , , , and . DATE, page 1259-1264. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Felix Schilling University of Stuttgart

Maximilian Schilling University of Stuttgart

Lukas Schilling University of Stuttgart

Univ. -Prof. Dr. -Ing. Robert Schulz University of Stuttgart

Auftragsmanagement in Netzwerken – Supply Chain Management + JIT. Handbuch Unternehmensorganisation, Springer-Verlag GmbH Deutschland, (2023)
Auftragsmanagement in Netzwerken – Supply Chain Management + JIT. Handbuch Unternehmensorganisation, Springer-Verlag GmbH Deutschland, (2023)Das Stuttgarter Logistik Modell als Beitrag für eine urbane Mobilität, , and . Towards the New Normal in Mobility, Springer Fachmedien, Wiesbaden, (2023)

Alexander Schilling University of Stuttgart

 

Other publications of authors with the same name

High speed ASIC implementations of leakage-resilient cryptography., , , , , and . DATE, page 1259-1264. IEEE, (2018)Transparent Memory Encryption and Authentication., , , , and . IACR Cryptology ePrint Archive, (2017)Pointing in the Right Direction - Securing Memory Accesses in a Faulty World., , , and . ACSAC, page 595-604. ACM, (2018)ConTExT: Leakage-Free Transient Execution., , , , , and . CoRR, (2019)Leakage Bounds for Gaussian Side Channels., , , , , , and . CARDIS, volume 10728 of Lecture Notes in Computer Science, page 88-104. Springer, (2017)Small Faults Grow Up - Verification of Error Masking Robustness in Arithmetically Encoded Programs., , , and . VMCAI, volume 11388 of Lecture Notes in Computer Science, page 183-204. Springer, (2019)SecWalk: Protecting Page Table Walks Against Fault Attacks., , , and . HOST, page 56-67. IEEE, (2021)Protecting RISC-V Processors against Physical Attacks., , , and . DATE, page 1136-1141. IEEE, (2019)Securing conditional branches in the presence of fault attacks., , and . DATE, page 1586-1591. IEEE, (2018)Multi-core data analytics SoC with a flexible 1.76 Gbit/s AES-XTS cryptographic accelerator in 65 nm CMOS., , , , , and . CS2@HiPEAC, page 19-24. ACM, (2017)