PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Wang, Xin'an"

Author of the publication

copydeleteadd this publication to your clipboard
A Novel 3D Gradient LBP Descriptor for Action Recognition.

, , , and . IEICE Transactions, 100-D (6): 1388-1392 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zhe Wang University of Stuttgart

Dr. Dongren Wang University of Stuttgart

Dr. rer. nat. Lei Wang University of Stuttgart

Yi Wang University of Stuttgart

Yao Wang University of Stuttgart

 

Other publications of authors with the same name

Ultra low power circuits design based on III-V group heterojunction tunnel field effect transistor., , , and . ASICON, page 1-4. IEEE, (2015)A PVT-independent Schmitt trigger with fully adjustable hysteresis threshold voltages for low-power 1-bit digitization applications., , , , and . IEICE Electronic Express, 13 (17): 20160650 (2016)A 3D foot shape feature parameter measurement algorithm based on Kinect2., , , , , and . EURASIP J. Image and Video Processing, (2018)Research on EMG segmentation algorithm and walking analysis based on signal envelope and integral electrical signal., , , , , and . Photonic Network Communications, 37 (2): 195-203 (2019)A Robust and Efficient Approach to License Plate Detection., , , , , and . IEEE Trans. Image Processing, 26 (3): 1102-1114 (2017)Development of TFET 0.13 μm standard cell library for ultra-low power applications., , , and . ASICON, page 1-4. IEEE, (2015)A Novel Decomposition Approach and VLSI Implementation of Chroma interpolator for H.264 encoders., , , , and . Journal of Circuits, Systems, and Computers, (2013)COSY: An Energy-Efficient Hardware Architecture for Deep Convolutional Neural Networks Based on Systolic Array., , , , , , and . ICPADS, page 180-189. IEEE Computer Society, (2017)Syntactic Representation Transformation in Operator Design Method Based on ANTLR Tool., , , , and . CIT, page 115-118. IEEE Computer Society, (2012)A low-power and high-efficiency cache design for embedded bus-based symmetric multiprocessors., , , and . ASICON, page 1-4. IEEE, (2013)