PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Prateek,"

Author of the publication

copydeleteadd this publication to your clipboard
Evaluation of Node-Metastasis in Sparse Underwater Acoustic Sensor Networks for Localization Under Acoustically Stratified Malicious Node Conditions.

, , , , and . IEEE Access, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Prateek,
add a person with the name Prateek,
 

Other publications of authors with the same name

An underwater localization scheme for sparse sensing acoustic positioning in stratified and perturbed UASNs., and . Wirel. Networks, 28 (1): 241-256 (2022)Placement Of Energy Aware Wireless Mesh Nodes For E-Learning In Green Campuses., , , and . CoRR, (2015)Evaluation of Node-Metastasis in Sparse Underwater Acoustic Sensor Networks for Localization Under Acoustically Stratified Malicious Node Conditions., , , , and . IEEE Access, (2021)The Mask of ZoRRo: preventing information leakage from documents., , , , , and . Knowl. Inf. Syst., 45 (3): 705-730 (2015)Cache Noise Prediction., and . IEEE Trans. Computers, 57 (10): 1372-1386 (2008)Real-Time Depth Estimation from a Monocular Moving Camera., and . IC3, volume 306 of Communications in Computer and Information Science, page 494-495. Springer, (2012)Text independent root word identification in Hindi language using natural language processing., and . IJAIP, 7 (3/4): 240-249 (2015)On the state complexity of closures and interiors of regular languages with subwords and superwords., , and . Theor. Comput. Sci., (2016)A 2.4Gbps-4.8Gbps XDR-DRAM I/O (XIO) Link., , , , , , , , , and 2 other author(s). VLSI Design, page 373-378. IEEE Computer Society, (2009)Threshold Voltage Control through Multiple Supply Voltages for Power-Efficient FinFET Interconnects., , and . VLSI Design, page 220-227. IEEE Computer Society, (2008)