PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Kakoee, Mohammad Reza"

Author of the publication

copydeleteadd this publication to your clipboard
A resilient architecture for low latency communication in shared-L1 processor clusters.

, , and . DATE, page 887-892. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mohammad Ebrahimi University of Stuttgart

Mohammad Kasra Habib University of Stuttgart

Mohammad Youssef Mahfouz University of Stuttgart

Dorsa Mohammad Zaheri University of Stuttgart

Hamid Reza Madadi Varzaneh University of Stuttgart

 

Other publications of authors with the same name

De Bruijn Graph as a Low Latency Scalable Architecture for Energy Efficient Massive NoCs., , , and . DATE, page 1370-1373. ACM, (2008)Generating RTL Synthesizable Code from Behavioral Testbenches for Hardware-Accelerated Verification., , and . DSD, page 714-720. IEEE Computer Society, (2008)At-Speed Distributed Functional Testing to Detect Logic and Delay Faults in NoCs., , and . IEEE Trans. Computers, 63 (3): 703-717 (2014)Fine-Grained Power and Body-Bias Control for Near-Threshold Deep Sub-Micron CMOS Circuits., and . IEEE J. Emerg. Sel. Topics Circuits Syst., 1 (2): 131-140 (2011)Moonrake chip - GALS demonstrator in 40 nm CMOS technology., , , , , , , , and . SoC, page 9-13. IEEE, (2011)Reliable network-on-chip based on generalized de Bruijn graph., , , and . HLDVT, page 3-10. IEEE Computer Society, (2007)A resilient architecture for low latency communication in shared-L1 processor clusters., , and . DATE, page 887-892. IEEE, (2012)ReliNoC: A reliable network for priority-based on-chip communication., , and . DATE, page 667-672. IEEE, (2011)Variation-Tolerant Architecture for Ultra Low Power Shared-L1 Processor Clusters., , and . IEEE Trans. on Circuits and Systems, 59-II (12): 927-931 (2012)HW/SW architecture for soft-error cancellation in real-time operating system., , , and . IEICE Electronic Express, 4 (23): 755-761 (2007)