PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Ghaffari, Fakhreddine"

Author of the publication

copydeleteadd this publication to your clipboard
Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders.

, , , , , and . CoRR, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Ghaffari, Fakhreddine
add a person with the name Ghaffari, Fakhreddine
 

Other publications of authors with the same name

Noise-aided gradient descent bit-flipping decoders approaching maximum likelihood decoding., , , , , and . ISTC, page 300-304. IEEE, (2016)Reliability assessment of backward error recovery for SRAM-based FPGAs., , , and . IDT, page 248-252. IEEE, (2014)An Adaptive On-Line HW/SW Partitioning for Soft Real Time Reconfigurable Systems., , , and . DSD, page 379-382. IEEE Computer Society, (2005)FPGA static timing analysis enhancement based on real operating conditions., , , and . IECON, page 3556-3561. IEEE, (2017)An Imprecise Stopping Criterion Based on In-Between Layers Partial Syndromes., , , and . IEEE Communications Letters, 22 (1): 13-16 (2018)FPGA design of high throughput LDPC decoder based on imprecise Offset Min-Sum decoding., , , , , , and . NEWCAS, page 1-4. IEEE, (2015)Run-Time HW/SW Scheduling of Data Flow Applications on Reconfigurable Architectures., , and . EURASIP J. Emb. Sys., (2009)Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders., , , , , and . CoRR, (2017)A Probabilistic Parallel Bit-Flipping Decoder for Low-Density Parity-Check Codes., , , , , , and . IEEE Trans. on Circuits and Systems, 66-I (1): 403-416 (2019)Hardware Implementation and Performance Analysis of Resource Efficient Probabilistic Hard Decision LDPC Decoders., , , and . IEEE Trans. on Circuits and Systems, 65-I (9): 3074-3084 (2018)