Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A phase adaptive cache hierarchy for SMT processors.

S. López, O. Garnica, D. Albonesi, S. Dropsho, J. Lanchares, and J. Hidalgo. Microprocessors and Microsystems - Embedded Hardware Design, 35 (8): 683-694 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

G. Daiß

G. Wagner

Steven Minden University of Stuttgart

Steven Presser University of Stuttgart

Steven Jöns University of Stuttgart

Other publications of authors with the same name

Miss Rate Prediction Across Program Inputs and Cache Configurations.Y. Zhong, S. Dropsho, X. Shen, A. Studer, and C. Ding. IEEE Trans. Computers, 56 (3): 328-343 (2007)Rate-Driven Control of Resizable Caches for Highly Threaded SMT Processors.S. López, S. Dropsho, D. Albonesi, O. Garnica, and J. Lanchares. PACT, page 416. IEEE Computer Society, (2007)Tashkent: uniting durability with transaction ordering for high-performance scalable database replication.S. Elnikety, S. Dropsho, and F. Pedone. EuroSys, page 117-130. ACM, (2006)Hiding Synchronization Delays in a GALS Processor Microarchitecture.G. Semeraro, D. Albonesi, G. Magklis, M. Scott, S. Dropsho, and S. Dwarkadas. ASYNC, page 159-169. IEEE Computer Society, (2004)A phase adaptive cache hierarchy for SMT processors.S. López, O. Garnica, D. Albonesi, S. Dropsho, J. Lanchares, and J. Hidalgo. Microprocessors and Microsystems - Embedded Hardware Design, 35 (8): 683-694 (2011)Caching Dynamic Web Content: Designing and Analysing an Aspect-Oriented Solution.S. Bouchenak, A. Cox, S. Dropsho, S. Mittal, and W. Zwaenepoel. Middleware, volume 4290 of Lecture Notes in Computer Science, page 1-21. Springer, (2006)Adaptive Cache Memories for SMT Processors.S. López, O. Garnica, D. Albonesi, S. Dropsho, J. Lanchares, and J. Hidalgo. DSD, page 331-338. IEEE Computer Society, (2010)Tashkent+: memory-aware load balancing and update filtering in replicated databases.S. Elnikety, S. Dropsho, and W. Zwaenepoel. EuroSys, page 399-412. ACM, (2007)Predicting replicated database scalability from standalone database profiling.S. Elnikety, S. Dropsho, E. Cecchet, and W. Zwaenepoel. EuroSys, page 303-316. ACM, (2009)Dynamically Trading Frequency for Complexity in a GALS Microprocessor.S. Dropsho, G. Semeraro, D. Albonesi, G. Magklis, and M. Scott. MICRO, page 157-168. IEEE Computer Society, (2004)