Author of the publication

A hierarchy of physical design watermarking schemes for intellectual property protection of IC designs.

, , , and . ISCAS (4), page 862-865. IEEE, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fast coupled noise estimation for crosstalk avoidance in the MCG multichip module autorouter., , and . IEEE Trans. VLSI Syst., 4 (3): 356-368 (1996)What You Need to Know About Patent Litigation.. SoCC, page 403. IEEE, (2010)Digraph visualization using a neural algorithm with a heuristic activation scheme., , and . IEEE Trans. Systems, Man, and Cybernetics, Part B, 28 (4): 562-572 (1998)Simulation-Based Power Estimation for Low-Power Designs: A Fractal Approach., and . Simulation, 72 (5): 320-326 (1999)A hierarchy of physical design watermarking schemes for intellectual property protection of IC designs., , , and . ISCAS (4), page 862-865. IEEE, (2002)MCG: a correct-by-design multichip module router with crosstalk avoidance., , and . RSP, page 183-188. IEEE Computer Society, (1996)Faster power estimation of CMOS designs using vector compaction - a fractal approach., and . IEEE Trans. Systems, Man, and Cybernetics, Part B, 33 (3): 476-488 (2003)Hierarchical graph visualization using neural networks., , and . IEEE Trans. Neural Networks, 8 (3): 794-799 (1997)A method of measuring nets routability for MCM's general area routing problems., and . ISPD, page 186-192. ACM, (1999)The Flexible Hypercube: A New Fault-Tolerant Architecture for Parallel Computing., , , and . J. Parallel Distrib. Comput., 37 (2): 213-220 (1996)