Author of the publication

An energy-efficient and scalable eDRAM-based register file architecture for GPGPU.

, , , , , , , and . ISCA, page 344-355. ACM, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Using Coherence Information and Decay Techniques to Optimize L2 Cache Leakage in CMPs., , and . ICPP, page 1-8. IEEE Computer Society, (2009)SSFB: A highly-efficient and scalable simulation reduction technique for SRAM yield analysis., and . DATE, page 1-6. European Design and Automation Association, (2014)Dynamic Code Partitioning for Clustered Architectures., , and . International Journal of Parallel Programming, 29 (1): 59-79 (2001)A Cost-Effective Clustered Architecture., , and . IEEE PACT, page 160-168. IEEE Computer Society, (1999)Very low power pipelines using significance compression., , and . MICRO, page 181-190. ACM/IEEE Computer Society, (2000)Malicious Website Detection Through Deep Learning Algorithms., , , and . LOD, volume 13163 of Lecture Notes in Computer Science, page 512-526. Springer, (2021)Power- and Complexity-Aware Issue Queue Designs., , and . IEEE Micro, 23 (5): 50-58 (2003)Impact of positive bias temperature instability (PBTI) on 3T1D-DRAM cells., , , , and . Integration, 45 (3): 246-252 (2012)MASkIt: Soft error rate estimation for combinational circuits., , , and . ICCD, page 614-621. IEEE Computer Society, (2016)Feasibility of Embedded DRAM Cells on FinFET Technology., , , , and . IEEE Trans. Computers, 65 (4): 1068-1074 (2016)