PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Hämäläinen, Panu"

Author of the publication

copydeleteadd this publication to your clipboard
Implementation of encryption algorithms on transport triggered architectures.

, , , , and . ISCAS (4), page 726-729. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Hämäläinen, Panu
add a person with the name Hämäläinen, Panu
 

Other publications of authors with the same name

Implementation of encryption algorithms on transport triggered architectures., , , , and . ISCAS (4), page 726-729. IEEE, (2001)Performance evaluation of Secure Remote Password protocol., , , and . ISCAS (3), page 29-32. IEEE, (2002)Review of Hardware Architectures for Advanced Encryption Standard Implementations Considering Wireless Sensor Networks., , and . SAMOS, volume 4599 of Lecture Notes in Computer Science, page 443-453. Springer, (2007)Offline architecture for real-time betting., , , and . ICME, page 709-712. IEEE Computer Society, (2003)Configurable hardware implementation of triple-DES encryption algorithm for wireless local area network., , , and . ICASSP, page 1221-1224. IEEE, (2001)Hardware implementation of the improved WEP and RC4 encryption algorithms for wireless terminals., , , and . EUSIPCO, page 1-4. IEEE, (2000)Design and implementation of real-time betting system with offline terminals., , , , and . Electronic Commerce Research and Applications, 5 (2): 170-188 (2006)Design of Transport Triggered Architecture Processors for Wireless Encryption., , , and . DSD, page 144-152. IEEE Computer Society, (2005)Efficient byte permutation realizations for compact AES implementations., , , and . EUSIPCO, page 1-4. IEEE, (2005)PARNEU: general-purpose partial tree computer., , , and . Microprocessors and Microsystems - Embedded Hardware Design, 24 (1): 23-42 (2000)