PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Scrofano, Ronald"

Author of the publication

copydeleteadd this publication to your clipboard
Energy-Efficient Discrete Cosine Transform on FPGAs.

, , and . Engineering of Reconfigurable Systems and Algorithms, page 215-221. CSREA Press, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Scrofano, Ronald
add a person with the name Scrofano, Ronald
 

Other publications of authors with the same name

Performance evaluation of canny edge detection on a tiled multicore architecture., , , and . Parallel Processing for Imaging Applications, volume 7872 of SPIE Proceedings, page 78720F. SPIE, (2011)A Performance model for accelerating scientific applications on reconfigurable computers., and . FPGA, page 234. ACM, (2006)Molecular dynamics - Preliminary investigation of advanced electrostatics in molecular dynamics on reconfigurable computers., and . SC, page 90. ACM Press, (2006)Area-Efficient Evaluation of a Class of Arithmetic Expressions Using Deeply Pipelined Floating-Point Cores., , and . ERSA, page 119-128. CSREA Press, (2005)Computing Lennard-Jones Potentials and Forces with Reconfigurable Hardware., and . ERSA, page 284-292. CSREA Press, (2004)Energy-efficient signal processing using FPGAs., , , and . FPGA, page 225-234. ACM, (2003)Energy-Efficient Discrete Cosine Transform on FPGAs., , and . Engineering of Reconfigurable Systems and Algorithms, page 215-221. CSREA Press, (2003)A Library of Parameterizable Floating-Point Cores for FPGAs and Their Application to Scientific Computing., , and . ERSA, page 137-148. CSREA Press, (2005)Accelerating Molecular Dynamics Simulations with Reconfigurable Computers., , , and . IEEE Trans. Parallel Distrib. Syst., 19 (6): 764-778 (2008)Area-Efficient Arithmetic Expression Evaluation Using Deeply Pipelined Floating-Point Cores., , and . IEEE Trans. VLSI Syst., 16 (2): 167-176 (2008)