Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Assertion support in high-level synthesis design flow., , , and . FDL, page 1-8. IEEE, (2011)A highly parallel Turbo Product Code decoder without interleaving resource., , , , and . SiPS, page 1-6. IEEE, (2008)Welcome to the 2013 conference on design and architectures for signal and image processing (DASIP) in Cagliari, Italy., and . DASIP, page 8. IEEE, (2013)FPGA Prototyping Approach for the Validation of Efficient Iterative Decoders in Digital Communication Systems.. ERSA, page 9-18. CSREA Press, (2009)Reed-Solomon behavioral virtual component for communication systems., , , , and . ISCAS (4), page 173-176. IEEE, (2004)Efficient architecture for Reed Solomon block turbo code., , , , and . ISCAS, IEEE, (2006)Evaluation of the hardware complexity of the ADMM approach for LDPC decoding., , , , and . WCNC, page 1-6. IEEE, (2016)Comparison of different schedulings for the ADMM based LDPC decoding., , , , and . ISTC, page 51-55. IEEE, (2016)Low-complexity LDPC-coded iterative MIMO receiver based on belief propagation algorithm for detection., , , and . ISTC, page 213-217. IEEE, (2014)Fast Design of Reliable, Flexible and High-Speed AWGN architectures with High Level Synthesis., , , and . ICECS, page 661-664. IEEE, (2018)