Author of the publication

A bit-by-bit re-writable Eflash in a generic logic process for moderate-density embedded non-volatile memory applications.

, , and . CICC, page 1-4. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Interleaving Harmonic Staggered Broadcasting Scheme for Video-on-Demand Services., , , , and . ISM, page 202-207. IEEE Computer Society, (2008)A logic-compatible embedded flash memory featuring a multi-story high voltage switch and a selective refresh scheme., , and . VLSIC, page 130-131. IEEE, (2012)Design and Implementation of Cloud-Like Soft Drone S-Cloud., , , and . IROS, page 1-9. IEEE, (2018)Coding scheme for 3D vertical flash memory., , , , and . CoRR, (2014)Coding scheme for 3D vertical flash memory., , , , and . ICC, page 264-270. IEEE, (2015)Design, Control and Implementation of Torus-Type Omniorientational Blimp With Tilting Actuators., and . IEEE Access, (2021)Locally rewritable codes for resistive memories., , , , , , and . ICC, page 1-7. IEEE, (2016)A Bit-by-Bit Re-Writable Eflash in a Generic 65 nm Logic Process for Moderate-Density Nonvolatile Memory Applications., , and . J. Solid-State Circuits, 49 (8): 1861-1871 (2014)A Logic-Compatible Embedded Flash Memory for Zero-Standby Power System-on-Chips Featuring a Multi-Story High Voltage Switch and a Selective Refresh Scheme., , and . J. Solid-State Circuits, 48 (5): 1302-1314 (2013)A bit-by-bit re-writable Eflash in a generic logic process for moderate-density embedded non-volatile memory applications., , and . CICC, page 1-4. IEEE, (2013)