Author of the publication

Circuit enclaves susceptible to hardware Trojans insertion at gate-level designs.

, , , and . IET Computers & Digital Techniques, 12 (6): 251-257 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Efficient Programming Skeleton for Clusters of Multi-Core Processors., , and . International Journal of Parallel Programming, 46 (6): 1094-1109 (2018)Micro-architectural approach to the efficient employment of STTRAM cells in a microprocessor register file., , , and . IET Computers & Digital Techniques, 11 (1): 1-7 (2017)An Efficient Data Aggregation Method for Event-Driven WSNs: A Modeling and Evaluation Approach., , , and . Wireless Personal Communications, 84 (1): 745-764 (2015)An Efficient Method to Reliable Data Transmission in Network-on-Chips., , and . DSD, page 467-474. IEEE Computer Society, (2010)FasTest: A Concurrent Strategy to Test Components of 3D Network-on-Chips., , , and . MWSCAS, page 65-68. IEEE, (2019)Coding Last Level STT-RAM Cache for High Endurance and Low Power., , , and . IEEE Comput. Archit. Lett., 13 (2): 73-76 (2014)Vulnerability modelling of crypto-chips against scan-based attacks., , and . IET Information Security, 12 (6): 543-550 (2018)Comparative analytical performance evaluation of adaptivity in wormhole-switched hypercubes., and . Simulation Modelling Practice and Theory, 15 (4): 400-415 (2007)A low-overhead and reliable switch architecture for Network-on-Chips., , and . Integration, 43 (3): 268-278 (2010)Fault-tolerant routing methodology for hypercube and cube-connected cycles interconnection networks., and . The Journal of Supercomputing, 73 (10): 4560-4579 (2017)