Author of the publication

Low bit rate image compression core for onboard space applications.

, , , , and . IEEE Trans. Circuits Syst. Video Techn., 16 (1): 114-128 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Cocorullo, Giuseppe
add a person with the name Cocorullo, Giuseppe
 

Other publications of authors with the same name

Variable precision arithmetic circuits for FPGA-based multimedia processors., , , , and . IEEE Trans. VLSI Syst., 12 (9): 995-999 (2004)A novel background subtraction method based on color invariants and grayscale levels., , , , and . ICCST, page 1-5. IEEE, (2014)Corrections to "Settling Time Optimization for Three-Stage CMOS Amplifier Topologies" Dec 09 2569-2582., , , and . IEEE Trans. on Circuits and Systems, 57-I (7): 1812-1813 (2010)Settling Time Optimization for Three-Stage CMOS Amplifier Topologies., , , and . IEEE Trans. on Circuits and Systems, 56-I (12): 2569-2582 (2009)A Time-Domain Model for Power Dissipation of CMOS Buffers Driving Lossy Transmission Lines., and . EUROMICRO, page 1204-1208. IEEE Computer Society, (1999)Designing High-Speed Asynchronous Pipelines., , and . EUROMICRO, page 1394-1399. IEEE Computer Society, (2000)Leakage energy reduction techniques in deep submicron cache memories: a comparative study., , , and . ISCAS, IEEE, (2006)A high-speed energy-efficient 64-bit reconfigurable binary adder., , and . IEEE Trans. VLSI Syst., 11 (5): 939-943 (2003)Design approach for high-bandwidth low-power three-stage operational amplifiers., , , and . I. J. Circuit Theory and Applications, 40 (3): 263-273 (2012)Settling Time Minimization of Operational Amplifiers., , and . PATMOS, volume 4644 of Lecture Notes in Computer Science, page 107-116. Springer, (2007)